Modified modeling of Miller compensation for two-stage operational ...
H.C. Yang;D.J. Allstot
Sahrling M. Analog Circuit Simulators for Integrated Circuit ...
未知
Virtuoso Visualization and Analysis XL User Guide
Inc. Cadence Design Sys tems
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
PrimeWave� Design Environment User Guide
Inc. Synopsys
Cadence PVS Developers Guide
开关电源控制环路设计
Simulating Nonlinear Circuits with Python Power Electronics ...
14990665645773625[..]
FSM
LDO的三种频率补偿方案实现
模拟集成电路的分析与设计格雷 第四版
ISSCC2021 Session 23
16位高速CMOS流水线模数转换器[..] (1)
MSSC.2016.B. Razavi-TSPC Logic
CMOS-Voltage-Refe[..]
4<8=8AB@0B>@
LDO低输出噪声的分析与优化设计 朱勤为
深入理解LINUX虚拟内存管理
（爱尔兰）MEL GORMAN著
A fast-settling CMOS op amp for SC circuits with 90-dB DC gain
K. Bult;G.J.G.M. Geelen