Sampled Systems and the Effects of Clock Phase Noise and Jitter ...
Analog Devices, Inc.
Low Voltage, Low Power CMOS Bandgap References
zshu
CN104391533A-High[..] (power supply rejection ratio) LDO (low ...
未知
CMOS射频集成电路分析与设计 清华池保勇
ofdm功能说明文档
Jun Wen Luo
一种LDO使能控制端失效的分析方法
高速低功耗SAR ADC的关键技术研究与系统设计
HKF
Session 15
a-new-semiconduct[..]
软件无线电原理与应用 [楼才义,徐建良,杨小牛 编著] 2014年版
数字VLSI芯片设计 使用Cadence和Synopsys CAD工具
艾瑞克·布鲁范德著
CMOS模拟IP线性集成电路
Spice Modeling and Simulation of a MPPT Algorithm
DELAY LOCKLOOP CIRCUIT
一种具有高电源抑制比的低功耗CMO[..] 汪宁
sido buck converter
Duyu Liu & Xinzhi Liu & Hao Chen & Shouming Zhong
Harmonic Balance for Nonlinear Vibration Problems
Malte Krack
(Analog Circuits and Signal Processing) Danica Stefanovic, Maher ...
Structu
A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Ying-Zu Lin & Chung-Ming Huang & Chih-Hao Huang & Linkai Bu & Chih-Chung Tsai