Sahrling M. Analog Circuit Simulators for Integrated Circuit ...
未知
CMOS模拟集成电路
王永生
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
高效率boost DCDC电源管理芯片设计技术研究
wumin
Advanced Opamp Topologies (Part II)
Michael H. Perrott
Smoothing the Way for Digital Phase-Locked Loops: Clock Generation ...
Cheng-Ru Ho & Mike Shuo-Wei Chen
Session 23
2010_FrontMatter_[..]
Steve Bonney
GmID Methodology
Administrator
低功耗的高速高精度运放设计
Analog IC Design with Low-Dropout Regulators, Second Edition
Www.Yutou.Org Ebook Team!
FPGA数字信号处理设计教程-sy[..] generator入门与提高
X-Parameters
DAVID E. ROOT
二级运放建立时间与相位裕度的分析与优化
Analog Circuit Design Volume 3 Design Note Collection
Bob Dobkin, Jim Williams
0071509054.pdf
04_TechActive.fm
Preparation of Papers in Two-Column Format for the Proceedings ...
Laura Hyslop
A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol ...
Chethan Rao & Alvin Wang & Shaishav Desai