NoiseDesign.dvi
未知
Cadence高速电路板设计
射频系统内低中频滤波器的设计和研究
CMOS 射频集成电路分析与设计
ELKHOLY-DISSERTAT[..]
a-new-semiconduct[..]
Fundamentals of Digital Logic with Verilog Design, THIRD EDITION
Stephen Brown & Zvonko Vranesic
CMOS射频集成电路分析与设计 (池保勇, 余志平, 石秉学) (z-lib.org)
New Trends in Computational Electromagnetics (Özgür Ergül, Ozgur ...
LOCK DETECTION CIRCUIT AND LOCK (56) Oct. 18, 2011 References ...
芯片I／O缓冲及ESD电路设计
IEEE Std 802.11ac™-2013, IEEE Standard for Information technology—Teleco[..] ...
LAN/MAN Standards Committee of the IEEE Computer Society
IP3 and Intermodulation Guide | Maxim Integrated
A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier - Solid-State Circuits, ...
IEEE
ch3_pnjunction
Claudio Talarico
Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture ...
Behzad Razavi
概率论与数理统计 (同济大学数学系) (Z-Library)
Session 22
7 Series FPGAs GTX/GTH Transceivers User Guide (UG476)
Xilinx, Inc.