理工书库 lilin | Category: This application note and accompanying source code shows designers how to create a very small PCIe to AXI bridge which supports 1 DWORD reads and writes from the host to the FPGA Endpoint

Discover (Random Books)

ISSC2021 SESSION 2

ISSC2021 SESSION 2

CMOS模拟集成电路设计与仿真实例——基于Cadence ADE

CMOS模拟集成电路设计与仿真实例[..] ADE

Network Analysis and Feedback Amplifier Design 12th ed - H. Bode (Van Nostrand, 1945) WW.djvu

Network Analysis and Feedback Amplifier Design 12th ed - H. ...

集成电路设计中的电源管理技术

集成电路设计中的电源管理技术

Founder Electronics Ltd

实例讲解multisim10电路仿真

实例讲解multisim10电路仿真

射频系统内低中频滤波器的设计和研究

射频系统内低中频滤波器的设计和研究

DIT-FFT至简设计实现法

DIT-FFT至简设计实现法

509764_1_En_Print.indd

509764_1_En_Print[..]

微波工程（第3版）

微波工程（第3版）

（美）DAVID M.POZAR著张肇仪周乐柱吴德明等译

Session 6: High-Performance Receivers and Transmitters for Sub-6GHz Radios

Session 6: High-Performance Receivers and Transmitters for Sub-6GHz ...

Session 17

Session 17

低压低功耗CMOS带隙电压基准及启动电路设计许长喜

低压低功耗CMOS带隙电压基准及启[..] 许长喜

带隙基准电路的研究

带隙基准电路的研究

HFSS电磁仿真设计从入门到精通

HFSS电磁仿真设计从入门到精通

A 0.775mW 10-bit 40-MS/s SAR ADC in 0.18μm CMOS process

A 0.775mW 10-bit 40-MS/s SAR ADC in 0.18μm CMOS process

Wenzha Yang & Yi Zhang & Enwen Dai & ZhiLin Feng & Wei Li

未命名图书

未命名图书

A Single-Trim CMOS Bandgap Reference With aInaccuracy of0.15% From40C to 125C

A Single-Trim CMOS Bandgap Reference With aInaccuracy of0.15% ...

Guang Ge & Cheng Zhang & Gian Hoogzaad & Kofi A. A. Makinwa

Topics in Multiple-Loop Regulators and Current-Mode Programming

Topics in Multiple-Loop Regulators and Current-Mode Programming

Category: This application note and accompanying source code shows designers how to create a very small PCIe to AXI bridge which supports 1 DWORD reads and writes from the host to the FPGA Endpoint

7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge (XAPP1286)

7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...