理工书库 lilin | Category: This application note and accompanying source code shows designers how to create a very small PCIe to AXI bridge which supports 1 DWORD reads and writes from the host to the FPGA Endpoint

Discover (Random Books)

finite elemennt anlysis in ansys

finite elemennt anlysis in ansys

93.张强-高性能Rail to Rail恒定跨导CMOS运算放大器

93.张强-高性能Rail to Rail恒定跨导CMOS运算放大器

introduction.ppt

introduction.ppt

ldmos tech

ldmos tech

ISSCC2021-SC2-PLL Architectures, Tradeoffs, and Key Application Considerations

ISSCC2021-SC2-PLL Architectures, Tradeoffs, and Key Application ...

Cancellation of Amplifier Offset and f-Noise An Improved Chopper Stabilized Technique

Cancellation of Amplifier Offset and f-Noise An Improved Chopper ...

SAR ADC-MIT

SAR ADC-MIT

CN201887731U-可修调的高精度RC 振荡电路

CN201887731U-可修调的[..] 振荡电路

数字集成电路电路、系统与设计(第2版)2010-11 拉贝艾(Jan M.Rabaey)、 Anantha Chandrakasan

数字集成电路电路、系统与设计(第2[..] 拉贝艾(Jan M.Rabaey)、 Anantha Chandrakasan

电路设计仿真

电路设计仿真

CMOS带隙电压基准的误差及其改进陈浩琼

CMOS带隙电压基准的误差及其改进陈浩琼

LINEAR SYSTEMS AND SIGNALS

LINEAR SYSTEMS AND SIGNALS

B. P. Lathi & R. A. Green

带温度补偿的扩频振荡器研究与设计

带温度补偿的扩频振荡器研究与设计

Research and Design of Buck-Boost DC-DC Converter

Research and Design of Buck-Boost DC-DC Converter

A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure

A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching ...

Chun-Cheng Liu;Soon-Jyh Chang;Guan-Ying Huang;Ying-Zu Lin

Session 35: Adaptive Digital Techniques for Variation Tolerant Systems

Session 35: Adaptive Digital Techniques for Variation Tolerant ...

Analog-to-Digital Conversion

Analog-to-Digital Conversion

一种带过温保护和折返电流限的LDO设计

一种带过温保护和折返电流限的LDO设计

Category: This application note and accompanying source code shows designers how to create a very small PCIe to AXI bridge which supports 1 DWORD reads and writes from the host to the FPGA Endpoint

7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge (XAPP1286)

7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...