Constraining Designs for Synthesis and Timing Analysis A Practical ...
未知
A detailed analysis of power-supply noise attenuation in bandgap ...
Design Procedures for Three-Stage CMOS OTAs With Nested-Miller ...
CMOS Analog Circuit Design
4<8=8AB@0B>@
Physical design essentials an ASIC design implementation perspective ...
数字VLSI芯片设计 使用Cadence和Synopsys CAD工具
艾瑞克·布鲁范德著
Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture ...
Behzad Razavi
A 0.775mW 10-bit 40-MS/s SAR ADC in 0.18μm CMOS process
Wenzha Yang & Yi Zhang & Enwen Dai & ZhiLin Feng & Wei Li
在线作Bode/Nyquis
yzx
Modeling Jitter in PLL-based Frequency Synthesizers
Ken Kundert
Convert to PDF
MySher
CN201887731U-可修调的[..] 振荡电路
A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching ...
Chun-Cheng Liu;Soon-Jyh Chang;Guan-Ying Huang;Ying-Zu Lin
Advanced Computational Electromagnetic Methods and Applications
Yu, Li, Elsherbeni, Rahmat-Samii, Editors
Introduction to Linear Algebra by Gilbert Strang (z-lib.org)
ISSCC2021-T2-Fund[..] of Memory Subsystem Design for HPC and ...
Dynamic Response of Linear Systems Impact of Pole & Zero Locations
普通高等教育“十一五”国家级规划教材 现代控制理论 （第三版）
刘豹 唐万生主编
天线理论与设计 第2版
W.L) 斯塔兹曼(Stutzman (作者) & 蒂尔 (Thiele.G.A) (作者) & 朱守正 (译者)