理工书库 lilin | Category: 芋头网出品

Discover (Random Books)

PLL WITH LOW SPURS

PLL WITH LOW SPURS

2016 Book Transformer-BasedDesignTechniq

2016 Book Transformer-Based[..]

PCI Express Base r3.0

PCI Express Base r3.0

LDO LINEAR REGULATOR WITH IMPROVED TRANSIENT RESPONSE

LDO LINEAR REGULATOR WITH IMPROVED TRANSIENT RESPONSE

深入理解linux内核(第三版)

深入理解linux内核(第三版)

Analysis and design of monolithic, high PSR, linear regulators for SoC applications - SOC Conference, 2004. Proceedings. IEEE International

Analysis and design of monolithic, high PSR, linear regulators ...

Physical design essentials an ASIC design implementation perspective (Khosrow Golshan) (z-lib.org)

Physical design essentials an ASIC design implementation perspective ...

CMOS模拟IP线性集成电路 (1)

CMOS模拟IP线性集成电路 (1)

tcsii.2005.A new modeling and optimization of gain-boosted cascode amplifier for high-speed and low-voltage applications

tcsii.2005.A new modeling and optimization of gain-boosted cascode ...

一种快速瞬态响应双环路LDO稳压器的设计

一种快速瞬态响应双环路LDO稳压器的设计

PrimeSim� HSPICE® User Guide: Advanced Analog Simulation and Analysis

PrimeSim� HSPICE® User Guide: Advanced Analog Simulation and ...

相位噪声、通行链路预算

相位噪声、通行链路预算

超标量处理器设计 (姚永斌) (z-lib.org)

超标量处理器设计 (姚永斌) (z-lib.org)

VLSI Physical Design: From Graph Partitioning to Timing Closure

VLSI Physical Design: From Graph Partitioning to Timing Closure

Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu

CMOS高性能运算放大器研究与设计

CMOS高性能运算放大器研究与设计

Analysis and Design of CMOS Clocking Circuits for Low Phase Noise

Analysis and Design of CMOS Clocking Circuits for Low Phase ...

Woorham Bae & Deog-Kyoon Jeong

Universal Verification Methodology (UVM) Cookbook

Universal Verification Methodology (UVM) Cookbook

Functional Verification Methodology Team - Mentor & A Siemens Business

IEEE Standard for Ethernet

IEEE Standard for Ethernet

Category: 芋头网出品

Analog IC Design with Low-Dropout Regulators, Second Edition

Analog IC Design with Low-Dropout Regulators, Second Edition

Www.Yutou.Org Ebook Team!