Verilog HDL Design Examples
Joseph Cavanagh
A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol ...
Chethan Rao & Shaishav Desai & Alvin Wang
Spectre Classic Simula tor, Spectre APS, Spectre X, Spectre ...
Inc. Cadence Design Sys tems
ISSC2021 SESSION 2
未知
运算放大器 理论与设计 9影印版 （荷）惠意欣著
Microsoft PowerPoint - Bandgap and LDO.pptx
Administrator
Python API Reference Manual
Inc. Synopsys
PowerManagmentIC
khchen
哈尔滨工业大学硕士毕业论文模板
yinhf
CMOS带隙基准源研究现状 幸新鹏
Numerical Methods for Wave Equations in Geophysical Fluid Dynamics ...
4<8=8AB@0B>@
高速低功耗逐次逼近型模数转换器的研[..]
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
ISSCC2021 Session 17
基准电压源和线性稳压器的设计
lmliu
ISSCC2021-T8-On-Chip Interconnects Basic Concepts, Designs, ...
LDO LINEAR REGULATOR WITH IMPROVED TRANSIENT RESPONSE
AMBA AXI and ACE Protocol Specification AXI3, AXI4, and AXI4-Lite ...
ARM Limited
PDFￗﾪﾻﾻￆ