一种高精密CMOS带隙基准源 王彦
未知
Design Procedure for Two-Stage CMOS Opamp using gm/ID design ...
Bakr Hesham & El-Sayed Hasaneen & Hesham F. A. Hamed
控制之美 卷1 (王天威) (Z-Library)
Aperture Uncertainty and ADC System Performance Application ...
Analog Devices, Inc.
2.7Gbps收发器中LVDS驱动[..]
NONE
TOM
TCASⅡ 202212
mssc.2015.The StrongARM Latch
模拟CMOS集成电路设计 第2版14609998
Fundamentals of Digital Logic with Verilog Design, THIRD EDITION
Stephen Brown & Zvonko Vranesic
数字VLSI芯片设计 使用Cadence和Synopsys CAD工具
艾瑞克·布鲁范德著
HIGH SPEED AND LOW POWER DYNAMIC LATCH COMPARATOR
A0130105
Preeti Sharma
基于延迟锁相环的时钟发生器设计
PLL WITH LOW SPURS
lnaDesign2
Silicon-Germanium Heterojunction Bipolar Transistors (2002)
sido buck converter
Duyu Liu & Xinzhi Liu & Hao Chen & Shouming Zhong
ANALOG CMOS IC DESIGN 模拟CMOS集成电路设计
魏廷存 & 陈莹梅 & 胡正飞