Relationship between frequency response and settling time of ...
B.Y.T. Kamath, R.G. Meyer & P.R. Gray
Nested Miller compensation in low-power CMOS design
Ka Nang Leung;P.K.T. Mok
A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Yin-Zu Lin
半导体器件物理 (施敏, 伍国珏) (Z-Library)
未知
工作于亚阈值区的偏置基准电路-峰值电流镜
25Gbps系统封装和高速互连的信[..]
Introduction to advance node feathers
88691
ISSCC2021-T5-Cali[..] Techniques in ADCs
高速模数转换器动态参数的定义和测试
CMOS集成电路版图+概念、方法与[..]
高速低功耗逐次逼近型模数转换器的研[..]
PowerPoint Presentation
Microsoft PowerPoint - 第十一章 带隙基准 [兼容模式]
新型开关电源典型电路设计与应用（第[..] (新型开关电源典型电路设计与应用（[..] (Z-Library)
作者
A 240-nA Quiescent Current, 95.8% Efficiency AOT-Controlled ...
Wenbin Huang & Lianxi Liu & Xufeng Liao & Chengzhi Xu & Yonyuan Li
应用于流水线ADC的比较器的设计与研究
一种低压CMOSLDO稳压电源电路
HIGH SPEED AND LOW POWER DYNAMIC LATCH COMPARATOR
Untitled
Analog Circuit Design Volume 2 Immersion in the Black Art of ...
Bob Dobkin,John Hamburger