理工书库 lilin | Category: wider bandwidth

Discover (Random Books)

CN101140511B-硅谷数模2010-Cascaded carry binary adder

CN101140511B-硅谷数模[..] carry binary adder

基于MOSFET失配分析的低压高精度CMOS带隙基准源刘帘曦

基于MOSFET失配分析的低压高精[..] 刘帘曦

电路分析

电路分析

Herbst-MIT2011--A Low-Noise Bandgap Voltage Reference Employing Dynamic Element Matching

Herbst-MIT2011--A Low-Noise Bandgap Voltage Reference Employing ...

高速低功耗SAR ADC的关键技术研究与系统设计

高速低功耗SAR ADC的关键技术研究与系统设计

BesserWM35.vp:CorelVentura 7.0

BesserWM35.vp:Cor[..] 7.0

CN104391533A-High-PSRR (power supply rejection ratio) LDO (low dropout regulator) circuit (1)

CN104391533A-High[..] (power supply rejection ratio) LDO (low ...

Phillip E. Allen-CMOS Analog Circuit Design

Phillip E. Allen-CMOS Analog Circuit Design

a-new-semiconductor-voltage-standard

a-new-semiconduct[..]

大电流、高稳定性的LDO线形稳压器

大电流、高稳定性的LDO线形稳压器

现代控制系统第12版

现代控制系统第12版

（美）RECHARD C.DORF，ROBERT H.BISHOP著；谢红卫，孙志强，宫二玲，经纪阳译

射频接收机中模拟信道滤波器设计

射频接收机中模拟信道滤波器设计

Calibre® RVE User's Manual

Calibre® RVE User's Manual

Siemens Industry Software

微带电路

微带电路

CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and temperature-compensated tunable oscillator

CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...

D.J. Foley;M.P. Flynn

2-Stage OTA Design

2-Stage OTA Design

Session 5

Session 5

集成电路静态时序分析与建模

集成电路静态时序分析与建模

Category: wider bandwidth

IEEE Std 802.11ac™-2013, IEEE Standard for Information technology—Telecommunications and information exchange between systems—Local and metropolitan area networks—Specific requirements—Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications—Amendment 4: Enhancements for Very High Throughput for Operation in Bands below 6 GHz

IEEE Std 802.11ac™-2013, IEEE Standard for Information technology—Teleco[..] ...

LAN/MAN Standards Committee of the IEEE Computer Society