FPGA数字信号处理设计教程-sy[..] generator入门与提高
未知
Enhanced phase noise modeling of fractional-N frequency synthesizers
H. Arora;N. Klemmer;J.C. Morizio;P.D. Wolf
[Behzad Razavi] Phase-Locking in High-Performance (BookFi)
A compact power-efficient 3 V CMOS rail-to-rail input/output ...
IEEE
CMOS斩波稳定放大器的分析与研究
LDO工作原理详解
lnaDesign4
Raed Abd-Alhameed
ISSCC2021-T3-Silicon Photonics – from Basics to ASICs
一种基于斩波调制的低压高精度CMO[..] 刘帘曦
Analog Circuit Design Volume 3 Design Note Collection
Bob Dobkin, Jim Williams
S_Para_E.PM6
Dz@PMAN-PC2
Microsoft Word - Frequency Response.doc
rayork
Verification of SD/MMC Controller IP Using UVM
AMBA 4 AXI4-Stream Protocol Specification
ARM Limited
PrimeTime User Guide
Synopsys, Inc.
一个全差分运放电路的设计
Administrator
工作在亚阈值区CMOS OTA的研究
Embedded Mixed-Signal IP Development Methodology in 90nm CMOS ...
Rakesh H. Patel & William Bereza
IEEE Standard for Ethernet