模拟电路与数字电路
林捷
Adaptive Filter Theory 5/E
Simon Haykin
Wideband RF PLL fractional/integer frequency synthesizer with ...
STMICROELECTRONICS
ADS基础与低噪放设计
kj3
ISSCC2021-SC4
未知
Verilog数字系统设计教程
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
Calibre xACT Quick Reference
Siemens Industry Software
ISSCC2021-T2-Fund[..] of Memory Subsystem Design for HPC and ...
CH01
Godming
Middlebrook Part 2
mwidmer
VerilogA系统设计与仿真（可[..]
Intel® Quartus® Prime Standard Edition User Guide Platform Designer
Intel Corporation
Computational Intelligence in Analog and Mixed-Signal (AMS) ...
Dracula Reference
Inc. Cadence Design Sys tems
Radio Frequency Integrated Circuits and Systems
Hooman Darabi
Advanced_Signal_I[..]
ISSCC2021-T6-Basics of DAC-based Wireline Transmitters
IEEE Std 1801™-2018, IEEE Standard for Design and Verification ...
Design Automation Standards Committee of the IEEE Computer Society