ISSCC2021-SC3-Clo[..] Clock Distribution, and Clock Management ...
未知
ISSCC2021-SC2-PLL Architectures, Tradeoffs, and Key Application ...
CMOS Schmitt trigger design - Circuits and Systems I: Fundamental ...
IEEE
CMOS模拟集成电路设计与仿真实例 基于Hspice
Computer Arithmetic - Algorithms and Hardware Designs
Parhami
Session 17
Algorithms for VLSI Physical Design Automation, 3E
Naveed Sherwani
CMOS运算放大器和比较器的设计及应用 [GabrielAlfonsoRi[..] 著] 2014年版
通信原理 第7版 学习辅导与考研指导
曹丽娜，樊昌信编著
模拟集成电路与系统 Analog Integrated Circuits and Systems
池保勇 编著
一种基于LDO线性稳压器的放大器设计
Numerical Analysis (Second Edition)
Walter Gautschi
信号与系统习题详解 奥本
A low-power small-area /spl plusmn/7.28-ps-ji[..] 1-GHz DLL-based ...
Chulwoo Kim & In-Chul Hwang & Sung-Mo Kang
US6380806B1-Diffe[..] telescopic operational amplifier having ...
普林斯顿概率论读本 (史蒂文．J．米勒 (Steven J. Miller)) (Z-Library)
A Single-Trim CMOS Bandgap Reference With aInaccuracy of0.15% ...
Guang Ge & Cheng Zhang & Gian Hoogzaad & Kofi A. A. Makinwa
The Problem of PLL Power Consumption
Behzad Razavi
IEEE Std 1801™-2018, IEEE Standard for Design and Verification ...
Design Automation Standards Committee of the IEEE Computer Society