Spectre Circuit Simulator and Accelerated Parallel Simula tor ...
Inc. Cadence Design Sys tems
Embedded Design Handbook
Intel Corporation
Abidi-Pan, Hui.University of California, Los Angeles
未知
SCHMITT TRIGGER CIRCUIT USING MOS TRANSISTORS AND HAVING CONSTANT ...
X-Parameters
DAVID E. ROOT
Design of Chopper-Stabilized Amplifiers With Reduced Offset ...
Low-Jitter Process-Independent DLL and PLL Based on Self-Biased ...
IEEE
高效率电源管理集成电路设计技术研究
用于射频SOC芯片的低噪声高电源抑[..]
ZigBee低中频接收机中复数滤波[..]
Distributed MOS varactor biasing for VCO gain equalization in ...
J. Mira & T. Divel & S. Ramet & J.-B. Begueret & Y. Deval
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
控制之美（卷1）——控制理论从传递[..]
王天威
A mixed-mode esd protection circuit simulation-design methodology ...
Virtuoso Visualization and Analysis XL User Guide
CMOS模拟集成电路
王永生
Microsoft Word - Chapter1 Importance of Impedance matching.doc
Peng Han
一种10 ppm oC低压CMOS带隙电压基准源设计 朱樟明
CNKI
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx, Inc.
Xilinx DS534, FIR Compiler v5.0, Data Sheet