Design techniques for cascoded CMOS op amps with improved PSRR ...
D.B. Ribner & M.A. Copeland
集成电路版图设计 [陆学斌 主编] 2012年版
未知
Sweetspot
Design Procedure for Two-Stage CMOS Transconductance Operational ...
低压低功耗Sigma Delta调制器综述 吕立山
CNKI
DIT-FFT至简设计实现法
luke
Perl语言入门 第六版
PLL 设计仿真及应用
Roland E. Best
Analog-Circuit-co[..]
LDO LINEAR REGULATOR WITH IMPROVED TRANSIENT RESPONSE
PLL Perfomance, Simulation, and Design
Dean Banerjee
Spice Modeling and Simulation of a MPPT Algorithm
[Behzad Razavi] Phase-Locking in High-Performance (BookFi)
Amplifiers, Comparators, Multipliers, Filters, and Oscillators; ...
Tertulien Ndjountche
Keliu Shu-2005 CMOS PLL Synthesizers Analysis and Design
Spectre Classic Simula tor, Spectre APS, Spectre X, Spectre ...
Inc. Cadence Design Sys tems
GPS接收机内带镜像抑制的中频滤波器设计
TMTT 202212
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Xilinx, Inc.
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx DS534, FIR Compiler v5.0, Data Sheet