Designing Control Loops for Linear and Switching Power Supplies: ...
Basso
Distributed MOS varactor biasing for VCO gain equalization in ...
J. Mira & T. Divel & S. Ramet & J.-B. Begueret & Y. Deval
RISC-V手册
Da
射频接收机中模拟信道滤波器设计
未知
CMOS射频集成电路分析与设计 清华池保勇
Microsoft PowerPoint - plenary_2021_reserve
Albert
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx, Inc.
ISM-PLL
深入理解LINUX虚拟内存管理
（爱尔兰）MEL GORMAN著
一种LDO使能控制端失效的分析方法
一款轨到轨输入 输出运算放大器的设计与研究 辛国松
柯明道ESD简洁版
zju
Session 28V
PCI Express Base r3.0
Allen CMOS模拟集成电路设计解答
VerilogA系统设计与仿真（可[..]
Power supply rejection ratio in operational transconductance ...
IEEE
Harmonic Balance for Nonlinear Vibration Problems
0002624
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...
Xilinx DS534, FIR Compiler v5.0, Data Sheet