A compact power-efficient 3 V CMOS rail-to-rail input/output ...
IEEE
ADS基础与低噪放设计
kj3
eetop.cn 电路分析
未知
IEEE Std 802.11ac™-2013, IEEE Standard for Information technology—Teleco[..] ...
LAN/MAN Standards Committee of the IEEE Computer Society
一种大电流LDO稳压器的设计
数字信号处理及其matlab实现
Lee
Allen CMOS模拟集成电路设计解答
高速低功耗逐次逼近型模数转换器的研[..]
Session 18
概率论及其应用第2卷 (威廉·费勒) (Z-Library)
Physical design essentials an ASIC design implementation perspective ...
Simulating Nonlinear Circuits with Python Power Electronics ...
用于LDO稳压器的CMOS基准电压[..]
bstj.1932.Nyquist, H.-Regeneration Theory
PHASE-INTERPOLATOR BASED PLL FREQUENCY SYNTHESIZER
An improved bandgap reference with high power supply rejection ...
CMOS运算放大器和比较器的设计及应用 [GabrielAlfonsoRi[..] 著] 2014年版
Design of class AB output stages using the structural methodology
V. Ivanov & I. Filanovsky
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx, Inc.
Xilinx DS534, FIR Compiler v5.0, Data Sheet