BesserWM35.vp:Cor[..] 7.0
jpaiva
PLL频率合成器的杂散性能分析
未知
Session 21
Fundamentals of Layout Design for Electronic Circuits
Jens Lienig Juergen Scheible
Microsoft Word - Frequency Response.doc
rayork
UVM实战（卷Ⅰ)
张强编著
基于延迟锁相环的时钟发生器设计
ISSCC2021-T2-Fund[..] of Memory Subsystem Design for HPC and ...
一种快速瞬态响应双环路LDO稳压器的设计
锁相环相位噪声与环路带宽的关系分析
硕士论文-宽带匹配网络的实频法研究
CN105763219A-2016[..]
Abidi-Pan, Hui.University of California, Los Angeles
Microsoft Word - CummingsSNUG2008B[..]
cliffc
ISSCC2021-T6-Basics of DAC-based Wireline Transmitters
Guillermo Gonzalez
Microwave Transistor Amplifiers Analysis & Design
Altera系列FPGA芯片IP核详解
AMBA 3 APB Protocol Specification
ARM Limited
Xilinx DS249 LogiCORE IP CORDIC v4.0, Data Sheet,
Xilinx, Inc.