Silicon-Germanium Heterojunction Bipolar Transistors (2002)
未知
VLSI Physical Design: From Graph Partitioning to Timing Closure
Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Xilinx, Inc.
《Linux从初学到精通》.(张勤[..]
Wishbone B4
michael
US6380806B1-Diffe[..] telescopic operational amplifier having ...
ISSCC2021-T7-Basic Design Approaches to Accelerating Deep Neural ...
An improved bandgap reference with high power supply rejection ...
TheDesigner’sGuid[..]
MSSC.2016.B. Razavi-TSPC Logic
模拟CMOS集成电路设计（拉扎维）答案
陈鹏远
CMOS Schmitt trigger design - Circuits and Systems I: Fundamental ...
IEEE
Calibre® xACT User's Manual
Siemens Industry Software
Understanding Jitter and Phase Noise : A Circuits and Systems ...
Nicola Da Dalt; Ali Sheikholeslami & Ali Sheikholeslami
ISSCC2021-T11-Ult[..] Power Wireless Receiver Design
Xilinx DS249 LogiCORE IP CORDIC v4.0, Data Sheet,
Session 5: Analog Interfaces
半导体器件物理(原书第三版)中文版[..]
AMBA总线规范_V2.0
kongsuo