Relationship between frequency response and settling time of ...
B.Y.T. Kamath, R.G. Meyer & P.R. Gray
高PSRR无电容型线性稳压器的研究与设计
LU HUNG
A TIA in CMOS 0.18um
未知
Intel® Arria® 10 and Intel® Cyclone® 10 GX Avalon®-MM Interface ...
Intel Corporation
柯明道ESD简洁版
zju
CN105763219A-2016[..]
Distributed MOS varactor biasing for VCO gain equalization in ...
J. Mira & T. Divel & S. Ramet & J.-B. Begueret & Y. Deval
BesserWM35.vp:Cor[..] 7.0
jpaiva
LDO设计小结二
zeng zhen
ch3_pnjunction
Claudio Talarico
Digital integrated circuit design using verilog and systemverilog ...
Verilog HDL Design Examples
Joseph Cavanagh
PrimeSim� HSPICE® User Guide: Basic Simulation and Analysis
Inc. Synopsys
Artificial Intelligence: A Modern Approach, Global Edition, ...
Stuart Russell / Peter Norvig
Microsoft PowerPoint - Random_Offset_CMO[..]
Mama
模拟集成电路设计与仿真 何乐年
Edward
The Problem of PLL Power Consumption
Behzad Razavi
Switching Power Supplies A to Z
Sanjaya_Maniktala
IEEE Standard for Ethernet
IEEE Std 802.11g-2003 [Amendment to IEEE Std 802.11, 1999 Edition ...
LAN/MAN Standards Committee of the IEEE Computer Society