COMS集成锁相环电路设计 张刚
未知
sido buck converter
Duyu Liu & Xinzhi Liu & Hao Chen & Shouming Zhong
EE214: Analog Integrated Circuit Design
murmann
高频电子线路.第五版
离散时间控制系统（第二版） Katsuhiko ； Ogata (z-lib.org)
[Behzad Razavi] Phase-Locking in High-Performance (BookFi)
锁相环相位噪声与环路带宽的关系分析
Microsoft Word - LNA.doc
拉扎维 数据转换器设计 原版
ISSCC2021-SC3-Clo[..] Clock Distribution, and Clock Management ...
CMOS TRANSCONDUCTANCE AMPLIFIER WITH FLOATING OPERATING POINT
自动控制原理(胡寿松)
微软用户
SAR ADC-MIT
Microsoft PowerPoint - plenary_2021_reserve
Albert
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
RF Circuit Design (Information and Communication Technology ...
Richard C. Li
Harmonic Balance Finite Element Method: Applications in Nonlinear ...
Junwei Lu & Xiaojun Zhao & Sotoshi Yamada
A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol ...
Chethan Rao & Shaishav Desai & Alvin Wang
Avalon® Interface Specifications
Intel Corporation