Analog Behavioral Modeling with the Verilog-A Language
未知
模拟集成电路分析与设计
格雷
A bandgap reference using chopping for reduction of
高精度、快速瞬态响应LDO电路设计
Smoothing the Way for Digital Phase-Locked Loops: Clock Generation ...
Cheng-Ru Ho & Mike Shuo-Wei Chen
Low-Jitter Process-Independent DLL and PLL Based on Self-Biased ...
IEEE
Physical design essentials an ASIC design implementation perspective ...
Laker-Sansen-Design of Analog Integrated Circuits and Systems ...
Design Optimization of Power and Area of Two-Stage CMOS Operational ...
Telugu Maddileti;Govindarajulu Salendra;Chandra Mohan Reddy ...
ee214b gmid
Design of Sigma-Delta Converters in MATLAB-
Next-Generation ADCs, High-Performance Power Management, and ...
ISSCC2021-T10-Fun[..] of Fully-Integrated Voltage Regulators
信号与系统（奥本海姆）
Session 17
模拟CMOS集成电路设计 第2版14609998
DCDC变换器工作原理及设计
MPS
频率补偿研究心得
番茄花园
Avalon® Interface Specifications
Intel Corporation