理工书库 lilin | Category: AXI

Discover (Random Books)

Synthesis and Optimization of Digital Circuits (Giovanni De Micheli) (z-lib.org)

Synthesis and Optimization of Digital Circuits (Giovanni De ...

模拟集成电路设计以LDO为例

模拟集成电路设计以LDO为例

Delta-sigma dac设计和分析

Delta-sigma dac设计和分析

基于功耗优化的Pipelined+ADC系统结构设计与关键单元研究 (1)

基于功耗优化的Pipelined+[..] (1)

Traveling Wave Analysis of Partial Differential Equations Numerical and Analytical Methods with Matlab and Maple

Traveling Wave Analysis of Partial Differential Equations Numerical ...

Mechanical Design Handbook Measurement, Analysis and Control of Dynamic Systems (Handbooks) (Harold Rothbart, Thomas Brown) (Z-Library)

Mechanical Design Handbook Measurement, Analysis and Control ...

Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques [Paper] - Solid-State Circuits, IEEE Journal of

Low-Jitter Process-Independent DLL and PLL Based on Self-Biased ...

Analytical Phase-Noise Modeling and Charge Pump Optimization for Fractional-<formula formulatype="inline"><tex Notation="TeX">$N$</tex> </formula> PLLs

Analytical Phase-Noise Modeling and Charge Pump Optimization ...

Frank Herzel;Sabbir A. Osmany;J. Christoph Scheytt

一种低静态电流瞬态增强的无电容型LDO设计

一种低静态电流瞬态增强的无电容型L[..]

应用随机过程概率论模型导论 (Sheldon M.Ross) (Z-Library)

应用随机过程概率论模型导论 (Sheldon M.Ross) (Z-Library)

Noise and Spur Comparison of Delta-Sigma Modulators in Fractional-N PLLs

Noise and Spur Comparison of Delta-Sigma Modulators in Fractional-N ...

Bo Zhou & Yao Li & Fuyuan Zhao

Avalon Tri-state Conduit Components User Guide

Avalon Tri-state Conduit Components User Guide

Altera Corporation

集成电路版图设计 [陆学斌主编] 2012年版

集成电路版图设计 [陆学斌主编] 2012年版

Microsoft Word - Chapter1 Importance of Impedance matching.doc

Microsoft Word - Chapter1 Importance of Impedance matching.doc

Verilog HDL Design Examples

Verilog HDL Design Examples

Joseph Cavanagh

Digital Logic and Computer Design

Digital Logic and Computer Design

Ring PLL的详细设计博士论文

Ring PLL的详细设计博士论文

Analog Behavioral Modeling with the Verilog-A Language

Analog Behavioral Modeling with the Verilog-A Language

Category: AXI

7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge (XAPP1286)

7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...

JESD204 v7.2 LogiCORE IP Product Guide (PG066)

JESD204 v7.2 LogiCORE IP Product Guide (PG066)

Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface (SPI) v3.1, Product Guide

Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...

Creating Qsys Components

Creating Qsys Components

Altera Corporation