Analysis and Design of CMOS Clocking Circuits for Low Phase ...
Woorham Bae & Deog-Kyoon Jeong
PrimeTime User Guide
Synopsys, Inc.
带隙基准电路的研究
<CCC6B3A4CEC4>
Smoothing the Way for Digital Phase-Locked Loops: Clock Generation ...
Cheng-Ru Ho & Mike Shuo-Wei Chen
UVM实战（卷Ⅰ)
张强编著
Systematic Design of Analog CMOS Circuits
未知
CN104391533A-High[..] (power supply rejection ratio) LDO (low ...
ISSCC2021-T11-Ult[..] Power Wireless Receiver Design
基于斩波技术的CMOS运算放大器失[..]
Virtuoso Visualization and Analysis XL SKILL Refer ence
Inc. Cadence Design Sys tems
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
Xilinx, Inc.
Numerical Methods for Ordinary Differential Equations by J. ...
FinFET Modeling for IC Simulation and Design
4<8=8AB@0B>@
学校代码 10530 学 号 201110061316
zxsr70885
Microsoft PowerPoint - plenary_2021_reserve
Albert
半导体器件物理与工艺（第三版）参考答案
USER
基于FPGA的嵌入式图像处理系统设计 原魁[译]
CMOS射频集成电路设计(第二版) —— The Design of CMOS Radio-Frequency Integrated ...
美 & Thomas H. Lee 著 & 余志平 周润德 等译
Intel® Arria® 10 and Intel® Cyclone® 10 GX Avalon®-MM Interface ...
Intel Corporation