Wideband RF PLL fractional/integer frequency synthesizer with ...
STMICROELECTRONICS
BesserWM35.vp:Cor[..] 7.0
jpaiva
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
Algorithms for VLSI Physical Design Automation, 3E
Naveed Sherwani
Oscillator phase noise: a tutorial
T.H. Lee;A. Hajimiri
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Xilinx, Inc.
PCI Express PHY v1.0 LogiCORE IP Product Guide
现代控制理论 （第三版）
刘豹 唐万生主编
数字电子技术基础（第5版）习题解答
阎石
Layout Techniques for Integrated Circuit Designers
Sahrling
一种应用于LDO的CMOS误差放大器设计
未知
实验 带运放的带隙基准设计
USER
A detailed analysis of power-supply noise attenuation in bandgap ...
普林斯顿概率论读本 (史蒂文．J．米勒 (Steven J. Miller)) (Z-Library)
模拟CMOS集成电路设计 拉扎维第1版中文
信号与系统习题详解 奥本
Nano-scale CMOS Analog Circuits: Models and CAD Techniques for ...
Pandit, Soumya
Circuit Techniques for Reducing the Effects of Op-Amp Imperfections: ...
IEEE
IEEE Standard for Ethernet