理工书库 lilin | Category: AXI4

Discover (Random Books)

PWM/PFM 模式 DC-DC 升压转换器电路的设计

PWM/PFM 模式 DC-DC 升压转换器电路的设计

Using the Python API to Develop Process Portable PyCells

Using the Python API to Develop Process Portable PyCells

Design of an Active Harmonic Rejection N-Path Filter for Highly T

Design of an Active Harmonic Rejection N-Path Filter for Highly ...

Caleb Mosby Munsill

BesserWM35.vp:CorelVentura 7.0

BesserWM35.vp:Cor[..] 7.0

IEEE Std 802.11ac™-2013, IEEE Standard for Information technology—Telecommunications and information exchange between systems—Local and metropolitan area networks—Specific requirements—Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications—Amendment 4: Enhancements for Very High Throughput for Operation in Bands below 6 GHz

IEEE Std 802.11ac™-2013, IEEE Standard for Information technology—Teleco[..] ...

LAN/MAN Standards Committee of the IEEE Computer Society

Middlebrook Part 1

Middlebrook Part 1

An Engineer's Guide to Automated Testing of High-Speed Interfaces

An Engineer's Guide to Automated Testing of High-Speed Interfaces

Hubert Werkmann Jose Moreira

802.11 无线权威指南

802.11 无线权威指南

LAN/MAN Standards Committee of the IEEE Computer Society

Calibre® PERC User's Manual

Calibre® PERC User's Manual

Siemens Industry Software

Session 10

Session 10

现代控制系统第八版

现代控制系统第八版

Session 8

Session 8

CMOS单片LDO线性稳压器的设计

CMOS单片LDO线性稳压器的设计

Katsuhiko Ogata

Katsuhiko Ogata

dynstab2/ThePirateBay

FinFET Devices for VLSI Circuits and Systems

FinFET Devices for VLSI Circuits and Systems

数字图像处理

数字图像处理

（美）冈萨雷斯，（美）伍兹著

Distributed MOS varactor biasing for VCO gain equalization in 0.13 /spl mu/m CMOS technology

Distributed MOS varactor biasing for VCO gain equalization in ...

J. Mira & T. Divel & S. Ramet & J.-B. Begueret & Y. Deval

Design of class AB output stages using the structural methodology

Design of class AB output stages using the structural methodology

V. Ivanov & I. Filanovsky

Category: AXI4

AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP Product Guide (PG055)

AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)

JESD204 v7.2 LogiCORE IP Product Guide (PG066)

JESD204 v7.2 LogiCORE IP Product Guide (PG066)

Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface (SPI) v3.1, Product Guide

Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...