一种适用于微传感器读出电路的低噪声[..]
未知
Embedded Mixed-Signal IP Development Methodology in 90nm CMOS ...
Rakesh H. Patel & William Bereza
HJ-MASH 多模多标准CMOS锁相环频率综合器[..] 史鹏鹏
Jish
Computing the continuous discretely. Integer-point enumeration ...
Optimum Feedback Amplifier Design For Control Systems
Timothy E. Biesecker
Advanced Opamp Topologies
Michael H. Perrott
A 3.3-V 12-b 50-MS/s A/D converter in 0.6-/spl mu/m CMOS with ...
IEEE
Standard Verification Rule Format (SVRF) Manual 2020
Mentor Graphics Corporation
Python API Reference Manual
Inc. Synopsys
通信原理公式手册
艇长
基准电压源和线性稳压器的设计
lmliu
<4D6963726F736F66[..]
linjie
高频高速电子系统中的信号完整性研究
Julia中文文档
相位噪声、通行链路预算
yzx
ISSCC2021 Session 28
A mixed-mode esd protection circuit simulation-design methodology ...
数字滤波器的MATLAB与FPGA[..]
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Xilinx, Inc.
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...