StarRC User Guide and Command Reference
Synopsys, Inc.
Altera系列FPGA芯片IP核详解
未知
华侨大学模拟IC实验8 无缓冲两级运放设计
USER
sido buck converter
Duyu Liu & Xinzhi Liu & Hao Chen & Shouming Zhong
ISSCC2021-SC2
Analysis and Design of ESD Protection for Robust Low-Power Pierce ...
Kim B. Ostman & Erlend Strandvik & Phil Corbishley & Tor Oyvind Vedal & Mika Salmi
Spice-Oriented Nonlinear Circuit Analysis Using Harmonic Balance ...
NCSP'09
jssc.2005.Replica Compensated Linear Regulators for PLLs
a-new-semiconduct[..]
Low Drop-Out Voltage Regulators: Capacitor-less Architecture ...
Joselyn Torres & Mohamed El-Nozahi & Ahmed Amer & Seenu Gopalraju & Reza Abdullah & Kamran Entesari & Edgar Sanchez-Sinencio
eetop.cn 电路分析
openofdm-readthed[..]
基于零极点追踪的高稳定性片内LDO[..]
Microsoft PowerPoint - plenary_2021_reserve
Albert
te.2005.杨氏零点再发现
BesserWM35.vp:Cor[..] 7.0
jpaiva
bingdian001.com
Microsoft Word - RDK FractN PLL Tutorial v1.0 090420
ramullen
7 Series FPGAs GTX/GTH Transceivers User Guide (UG476)
Xilinx, Inc.
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...