理工书库 lilin | Category: Vivado

Discover (Random Books)

工作于亚阈值区的偏置基准电路-峰值电流镜

工作于亚阈值区的偏置基准电路-峰值电流镜

IC Mask Design

IC Mask Design

ISSCC2021-T9-Designing Amplifiers for Stability

ISSCC2021-T9-Desi[..] Amplifiers for Stability

Physical design essentials an ASIC design implementation perspective (Khosrow Golshan) (z-lib.org)

Physical design essentials an ASIC design implementation perspective ...

Pages from M.E. Van Valkenburg - Network Analysis 6(1959, Prentice Hall, Inc)

Pages from M.E. Van Valkenburg - Network Analysis 6(1959, Prentice ...

2-Stage OTA Design

2-Stage OTA Design

WLAN射频接收机集成电路设计与研究

WLAN射频接收机集成电路设计与研究

Synthesis of Arithmetic Circuits : FPGA, ASIC, and Embedded Systems

Synthesis of Arithmetic Circuits : FPGA, ASIC, and Embedded ...

Deschamps & Jean-Pierre. & Bioul & Gery Jean Antoine. & Sutter & Gustavo D.

DIFFERENTIAL EQUATIONS WITH APPLICATIONS AND HISTORICAL NOTES

DIFFERENTIAL EQUATIONS WITH APPLICATIONS AND HISTORICAL NOTES

George F. Simmons

CMOS低压差线性稳压器 [王忆，何乐年著] 2012年

CMOS低压差线性稳压器 [王忆，何乐年著] 2012年

IEEE Std 802.11b-1999

IEEE Std 802.11b-1999

模拟IC设计

模拟IC设计

一种低噪声高电源抑制比CMOS低压差线性稳压器

一种低噪声高电源抑制比CMOS低压[..]

Session 31: Analog Techniques

Session 31: Analog Techniques

Constraining Designs for Synthesis and Timing Analysis A Practical Guide to Synopsys Design Constraints (SDC) (Sridhar Gangadharan, Sanjay Churiwala (auth.)) (z-lib.org)

Constraining Designs for Synthesis and Timing Analysis A Practical ...

Fundamentals of Digital Logic with Verilog Design, THIRD EDITION

Fundamentals of Digital Logic with Verilog Design, THIRD EDITION

Stephen Brown & Zvonko Vranesic

硕士论文-宽带匹配网络的实频法研究

硕士论文-宽带匹配网络的实频法研究

LDO设计小结一

LDO设计小结一

Category: Vivado

PCI Express PHY v1.0 LogiCORE IP Product Guide

PCI Express PHY v1.0 LogiCORE IP Product Guide

Vivado Design Suite User Guide: Logic Simulation (UG900)

Vivado Design Suite User Guide: Logic Simulation (UG900)

AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP Product Guide (PG055)

AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)

JESD204 v7.2 LogiCORE IP Product Guide (PG066)

JESD204 v7.2 LogiCORE IP Product Guide (PG066)

Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface (SPI) v3.1, Product Guide

Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...