Verilog HDL Design Examples
Joseph Cavanagh
LDO LINEAR REGULATOR WITH IMPROVED TRANSIENT RESPONSE
未知
开关电源设计 第3版
（美）普利斯曼，比利斯，莫瑞著
一种低静态电流瞬态增强的无电容型L[..]
Microsoft PowerPoint - Random_Offset_CMO[..]
Mama
Advanced Computational Electromagnetic Methods and Applications
Yu, Li, Elsherbeni, Rahmat-Samii, Editors
DESIGN WITH OPERATIONAL AMPLIFIERS AND
AMBA 3 APB Protocol Specification
ARM Limited
Next-Generation ADCs, High-Performance Power Management, and ...
Session 3
EESM692
Prof. Alex Leung
SystemVerilog 验证方法学 - Verification Methodology Manual for SystemVerilog
Janick Bergeron & Eduard Cemy & Alan Hunter & Andrew Nightingale 著 & 夏宇闻 译
hfss3dlayout
Kezhou Li
微波工程 （第3版）
（美）DAVID M.POZAR著 张肇仪 周乐柱 吴德明等译
Analog-to-Digital Conversion
PlanarSpiralInduc[..]
X-Parameters
DAVID E. ROOT
MCU芯片的复位电路与多模式时钟系统设计
周小军
PCI Express PHY v1.0 LogiCORE IP Product Guide
Xilinx, Inc.
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...