理工书库 lilin | Category: This core implements a JESD204B interface supporting a line rate of up to 12.5 Gb/s on 1- 12 lanes using GTX or GTH transceivers in Zynq-7000 AP SoC devices

Discover (Random Books)

现代控制理论（第三版）

现代控制理论（第三版）

刘豹唐万生主编

Session 34: Emerging Imaging Solutions

Session 34: Emerging Imaging Solutions

maloberti data converters

maloberti data converters

[Behzad Razavi] Phase-Locking in High-Performance (BookFi)

[Behzad Razavi] Phase-Locking in High-Performance (BookFi)

LDO设计小结一

LDO设计小结一

Calibre® WORKbench User's and Reference Manual

Calibre® WORKbench User's and Reference Manual

Siemens Industry Software

2-Stage OTA Design

2-Stage OTA Design

二级运放设计

二级运放设计

一种具有温度补偿高电源抑制比的带隙基准源何捷

一种具有温度补偿高电源抑制比的带隙基准源何捷

Session 33: High-Voltage, GaN and Wireless Power

Session 33: High-Voltage, GaN and Wireless Power

一种低静态电流、高稳定性的LDO线性稳压器

一种低静态电流、高稳定性的LDO线[..]

1498422645524829124-05963071

14984226455248291[..]

Frequency Reconfigurable mm-Wave Power Amplifier With Active Impedance Synthesis in an Asymmetrical Non-Isolated Combiner: Analysis and Design

Frequency Reconfigurable mm-Wave Power Amplifier With Active ...

Chandrakanth R. Chappidi & Kaushik Sengupta

LDO低压差线性稳压器核心电路的设计

LDO低压差线性稳压器核心电路的设计

无电容型LDO的研究现状与进展

无电容型LDO的研究现状与进展

LDO工作原理详解

LDO工作原理详解

锁相环技术(第3版)——PhaseLock Techniques, Third Edition

锁相环技术(第3版)——Phase[..] Techniques, Third Edition

Floyd M. Gardner 著 & 姚剑清 & 译

CN104391533A-High-PSRR (power supply rejection ratio) LDO (low dropout regulator) circuit (1)

CN104391533A-High[..] (power supply rejection ratio) LDO (low ...

Category: This core implements a JESD204B interface supporting a line rate of up to 12.5 Gb/s on 1- 12 lanes using GTX or GTH transceivers in Zynq-7000 AP SoC devices

JESD204 v7.2 LogiCORE IP Product Guide (PG066)

JESD204 v7.2 LogiCORE IP Product Guide (PG066)