理工书库 lilin | Category: This core implements a JESD204B interface supporting a line rate of up to 12.5 Gb/s on 1- 12 lanes using GTX or GTH transceivers in Zynq-7000 AP SoC devices

Discover (Random Books)

模拟集成电路设计与仿真何乐年

模拟集成电路设计与仿真何乐年

DIT-FFT至简设计实现法

DIT-FFT至简设计实现法

Spectre RelXpert Reli ability Simulator User Guide

Spectre RelXpert Reli ability Simulator User Guide

Inc. Cadence Design Sys tems

ISSCC2021-T9-Designing Amplifiers for Stability

ISSCC2021-T9-Desi[..] Amplifiers for Stability

一种用于LDO的低功耗带隙基准电压源

一种用于LDO的低功耗带隙基准电压源

HIGH QUALITY PARALLEL RESONANCE OSCILLATOR

HIGH QUALITY PARALLEL RESONANCE OSCILLATOR

ISSCC2021 Session 29

ISSCC2021 Session 29

1498422645524829124-05963071

14984226455248291[..]

模拟电路设计——鲁棒性设计、Sigma-Delta转换器、射频识别技术 (模拟电路设计——鲁棒性设计、Sigma-Delta转换器、射频识别技术) (z-lib.org)

模拟电路设计——鲁棒性设计、Sig[..] (模拟电路设计——鲁棒性设计、Si[..] (z-lib.org)

ISSCC2021-SC3

ISSCC2021-SC3

Session 32: Frequency Synthesizers

Session 32: Frequency Synthesizers

Cadence Physical Verifi cation User Guide

Cadence Physical Verifi cation User Guide

Inc. Cadence Design Sys tems

FinFET Modeling for IC Simulation and Design

FinFET Modeling for IC Simulation and Design

The Biquadratic Filter [A Circuit for All Seasons]

The Biquadratic Filter [A Circuit for All Seasons]

通信原理第7版

通信原理第7版

樊昌信，曹丽娜编著

模拟电路与数字电路

模拟电路与数字电路

393747_Print.indd

393747_Print.indd

Session 11: Advanced Wireline Links and Techniques

Session 11: Advanced Wireline Links and Techniques

Category: This core implements a JESD204B interface supporting a line rate of up to 12.5 Gb/s on 1- 12 lanes using GTX or GTH transceivers in Zynq-7000 AP SoC devices

JESD204 v7.2 LogiCORE IP Product Guide (PG066)

JESD204 v7.2 LogiCORE IP Product Guide (PG066)