A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
带温度补偿的扩频振荡器研究与设计
未知
ADS Interoperability for RFIC Design with ADS 2016.01
Keysight EEsof EDA
Robust Design of LV/LP Low-Distortion CMOS Rail-to-Rail Input ...
CMOS模拟集成电路
王永生
asicon.2009.53514[..] Power Supply Rejection
AMBA 4 AXI4-Stream Protocol Specification
ARM Limited
模拟电路版图的艺术
VLSI Physical Design: From Graph Partitioning to Timing Closure
Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu
高速模数转换器动态参数的定义和测试
大电流、高稳定性的LDO线形稳压器
jssc.2005.Replica Compensated Linear Regulators for PLLs
Avalon Tri-state Conduit Components User Guide
Altera Corporation
AMPLIFIER ARCHITECTURE AND APPLICATION THEREOF TO A BAND-GAP ...
openofdm-readthed[..]
工作在亚阈值区CMOS OTA的研究
一种低噪声高电源抑制比CMOS低压[..]
数字电子技术基础
阎石主编
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
Xilinx, Inc.