低噪声快速建立的全片内LDO设计
未知
数字电子技术基础
阎石主编
CMOS模拟集成电路设计布局仿真-[..]
A precise on-chip voltage generator for a gigascale dram with ...
IEEE
Low-Jitter Process-Independent DLL and PLL Based on Self-Biased ...
用于射频SOC芯片的低噪声高电源抑[..]
Tradeoffs and Optimization in Analog CMOS Design
David M. Binkley
Herbst-MIT2011--A Low-Noise Bandgap Voltage Reference Employing ...
eetop.cn (Paper)The Flipped Voltage Follower A Useful Cell for
恒流LDO型自光LED驱动芯片的设计研究
RF and Microwave Power Amplifier Design Grebennikov 2004 PPT
基于CMOS工艺的负压低压差线性稳[..]
ISSCC2021-T2-Fund[..] of Memory Subsystem Design for HPC and ...
A compact power-efficient 3 V CMOS rail-to-rail input/output ...
CMOS模拟集成电路设计与仿真实例[..] ADE 陈成颖
StarRC User Guide and Command Reference
Synopsys, Inc.
LDO LINEAR REGULATOR WITH IMPROVED TRANSIENT RESPONSE
Calibre® DESIGNrev Reference Manual
Siemens Industry Software
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
Xilinx, Inc.