ISSCC2021-T9-Desi[..] Amplifiers for Stability
未知
数值分析 第五版 (李庆扬 王能超 易大义) (z-lib.org)
Smoothing the Way for Digital Phase-Locked Loops: Clock Generation ...
Cheng-Ru Ho & Mike Shuo-Wei Chen
天线（第三版）约翰克劳斯中文高清全本
Artificial Intelligence: A Modern Approach, Global Edition, ...
Stuart Russell / Peter Norvig
ISSCC2021 Session 21
《自动控制原理》[卢京潮 编著]
一种超低静态功耗LDO的设计
Report for current mirror OPAMP
MSSC.2016.B. Razavi-TSPC Logic
模拟集成电路的分析与设计格雷 第四版
verilog HDL那些事
akuei2
微电子电路 （下册） （第5版）
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
Microsoft Word - 异步FIFO的设计.doc
Jerry
An Engineer's Guide to Automated Testing of High-Speed Interfaces
Hubert Werkmann Jose Moreira
Calibre® PERC User's Manual
Siemens Industry Software
Design of Sigma-Delta Converters in MATLAB
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Xilinx, Inc.
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)