理工书库 lilin | Category: The AXI Memory Mapped to PCI Express™ core is an interface between the AXI4 and PCI Express.

Discover (Random Books)

Session 33

Session 33

Session 2: Highlighted Chip Releases: 5G and Radar Systems

Session 2: Highlighted Chip Releases: 5G and Radar Systems

A 1 GHz CMOS RF Front-End IC for a Direct-Conversion Wireless Receiver - Solid-State Circuits, IEEE Journal of

A 1 GHz CMOS RF Front-End IC for a Direct-Conversion Wireless ...

快速傅里叶变换算法与应用

快速傅里叶变换算法与应用

卡米赛提·拉姆莫汉·饶著

CMOS IC LAYOUT

CMOS IC LAYOUT

Electronics A Systems Approach Sixth Edition

Electronics A Systems Approach Sixth Edition

A Basic Introduction to the gm ID-Based Design

A Basic Introduction to the gm ID-Based Design

一种基于斩波调制的低压高精度CMOS带隙基准源刘帘曦

一种基于斩波调制的低压高精度CMO[..] 刘帘曦

实用开关电源设计

实用开关电源设计

Next-Generation ADCs, High-Performance Power Management, and Technology Considerations for Advanced Integrated Circuits Advances in Analog Circu

Next-Generation ADCs, High-Performance Power Management, and ...

硅基压控振荡器的研究与设计电子科技大学彭羽

硅基压控振荡器的研究与设计电子科技大学彭羽

Circuit Simulation by Farid N. Najm (z-lib.org)

Circuit Simulation by Farid N. Najm (z-lib.org)

Session 14: mm-Wave Transceivers for Communication and Radar

Session 14: mm-Wave Transceivers for Communication and Radar

Embedded Peripherals IP User Guide

Embedded Peripherals IP User Guide

Intel Corporation

The advanced part of A treatise on the dynamics of a system of rigid bodies. Being part II of a treatise on the whole subject. With numerous examples. By Edward John Routh.

The advanced part of A treatise on the dynamics of a system ...

Routh, Edward John, 1831-1907.

Analytical Phase-Noise Modeling and Charge Pump Optimization for Fractional-<formula formulatype="inline"><tex Notation="TeX">$N$</tex> </formula> PLLs

Analytical Phase-Noise Modeling and Charge Pump Optimization ...

Frank Herzel;Sabbir A. Osmany;J. Christoph Scheytt

标题

ZigBee低中频接收机中复数滤波器的设计

ZigBee低中频接收机中复数滤波[..]

Category: The AXI Memory Mapped to PCI Express™ core is an interface between the AXI4 and PCI Express.

AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP Product Guide (PG055)

AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...