2.7Gbps收发器中LVDS驱动[..]
未知
Computational Methods in Electromagnetic Compatibility Antenna ...
高速数字电路设计中信号完整性分析与研究
Distributed MOS varactor biasing for VCO gain equalization in ...
J. Mira & T. Divel & S. Ramet & J.-B. Begueret & Y. Deval
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Xilinx, Inc.
2-Stage OTA Design
Handbook of Power Management Circuits-Haruo Kobayashi
ISSCC2021-T8-On-Chip Interconnects Basic Concepts, Designs, ...
Session 10: Continuous-Time ADCs and DACs
ISSCC2021-T7-Basic Design Approaches to Accelerating Deep Neural ...
一种具有过温与过流保护功能的LDO
A 2.7-V 900-MHz CMOS LNA and Mixer - Solid-State Circuits, IEEE ...
IEEE
一种适用于微传感器读出电路的低噪声[..] (1)
Digital Beamforming-Based Massive MIMO Transceiver for 5G Millimeter-Wave ...
Binqi Yang & Zhiqiang Yu & Ji Lan & Ruoqiao Zhang & Jianyi Zhou & Wei Hong
Cadence SKILL Lan guage Reference
Inc. Cadence Design Sys tems
axi4_stream_man.book
merickso
架构艺术
BesserWM35.vp:Cor[..] 7.0
jpaiva
Vivado Design Suite User Guide: Logic Simulation (UG900)