Low-noise monolithic amplifier design: Bipolar versus CMOS
未知
USB 3 1 r1.0
mphelps
Aperture Uncertainty and ADC System Performance Application ...
Analog Devices, Inc.
高速模数转换器动态参数的定义和测试
Low-Jitter Process-Independent DLL and PLL Based on Self-Biased ...
IEEE
Microsoft Word - translator_prefac[..]
Zhiping Yu
Circuit Techniques for Reducing the Effects of Op-Amp Imperfections: ...
Analog Behavioral Modeling with the Verilog-A Language
Design of class AB output stages using the structural methodology
V. Ivanov & I. Filanovsky
A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier - Solid-State Circuits, ...
Tempus User Guide
Inc. Cadence Design Sys tems
高精度、快速瞬态响应LDO电路设计
SAR ADC和SD ADC设计-工业应用
Calibre® xRC User's Manual
Siemens Industry Software
精通开关电源设计（第2版）
Nios II Processor Reference Guide
Intel Corporation
一种低静态电流、高稳定性的LDO线[..]
CMOS 带隙基准源研究-tangzhangwen
zwtang
锁相环(PLL)电路设计与应用
(日)远坂俊昭 著 何希才译