ISSCC2021-SC3-Clo[..] Clock Distribution, and Clock Management ...
未知
ISSCC2021 Session 17
An improved bandgap reference with high power supply rejection ...
DesignWare Synthesizable Components for AMBA 3 AXI, and AMBA ...
Synopsys, Inc.
jssc.2005.Replica Compensated Linear Regulators for PLLs
模拟集成电路设计与仿真 何乐年
Edward
带温度补偿的扩频振荡器研究与设计
Matching Analysis and the Design of Low Offset Amplifiers
Analog Circuit Design Volume 2 Immersion in the Black Art of ...
Bob Dobkin,John Hamburger
Numerical Analysis (Richard L. Burden, J. Douglas Faires etc.) ...
untitled
verilog HDL那些事
akuei2
A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Yin-Zu Lin
Ring PLL的详细设计博士论文
高频高速电子系统中的信号完整性研究
axi4_stream_man.book
merickso
无线通信中的射频收发系统设计（英文版）
A gm/ID Based Methodology for the Design of CMOS Analog Circuits ...
IEEE
IEEE Standard for Ethernet