A 0.775mW 10-bit 40-MS/s SAR ADC in 0.18μm CMOS process
Wenzha Yang & Yi Zhang & Enwen Dai & ZhiLin Feng & Wei Li
NoiseDesign.dvi
未知
2-Stage OTA Design
Understanding Phase Noise in LC VCOs
A Key Problem in RF Integrated Circuits
A bandgap reference using chopping for reduction of
一种带过温保护和折返电流限的LDO设计
Digital Beamforming-Based Massive MIMO Transceiver for 5G Millimeter-Wave ...
Binqi Yang & Zhiqiang Yu & Ji Lan & Ruoqiao Zhang & Jianyi Zhou & Wei Hong
A compact power-efficient 3 V CMOS rail-to-rail input/output ...
IEEE
Differential Equations Theory, Technique, and Practice by George ...
ADS射频电路设计与仿真入门及应用实例
冯新宇著
Analog Circuit Design Volume 3 Design Note Collection
Bob Dobkin, Jim Williams
A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching ...
Chun-Cheng Liu;Soon-Jyh Chang;Guan-Ying Huang;Ying-Zu Lin
Spectre Circuit Simulator RF Analysis Library Reference
Inc. Cadence Design Sys tems
js.2010.PFD biased with shunt regulator
ISSCC2021-T12-com[..]
CN104977963A-兆易创新[..] (1)
ISSCC2021-T2-Fund[..] of Memory Subsystem Design for HPC and ...
模拟集成电路设计 以LDO为例
Gabriel
Design Optimization of Power and Area of Two-Stage CMOS Operational ...
Telugu Maddileti;Govindarajulu Salendra;Chandra Mohan Reddy ...