2-Stage OTA Design
未知
js.2010.PFD biased with shunt regulator
A precise on-chip voltage generator for a gigascale dram with ...
IEEE
CMOS TRANSCONDUCTANCE AMPLIFIER WITH FLOATING OPERATING POINT
拉扎维 数据转换器设计 原版
Xilinx DS534, FIR Compiler v5.0, Data Sheet
Xilinx, Inc.
Flipping the CMOS Switch
Xue Jun Li & Yue Ping Zhang
Session 32
概率论与数理统计 (同济大学数学系) (Z-Library)
Session 26V
LDO的三种频率补偿方案实现
概率论基础教程 原书第9版
（美）罗斯著
带隙基准电路的研究
<CCC6B3A4CEC4>
Design techniques for cascoded CMOS op amps with improved PSRR ...
D.B. Ribner & M.A. Copeland
CMOS Circuit Design, Layout, and Simulation
Baker, R. Jacob
计算电磁学 by 王秉中,邵维 (z-lib.org)
CNKI
Microsoft PowerPoint - PLLnoise_jitter02[..] [相容模式]
cwhsu
The Definitive ANTLR 4 Reference
Terence Parr
Layout Techniques for Integrated Circuit Designers
Sahrling