A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
一种低压CMOSLDO稳压电源电路
未知
一种基于LDO稳压器的带隙基准电压源设计
Session 25
一种应用于LDO的CMOS误差放大器设计
A TIA in CMOS 0.18um
IEEE Std 1801™-2018, IEEE Standard for Design and Verification ...
Design Automation Standards Committee of the IEEE Computer Society
Design of Bandgap Reference and Current Reference Generator ...
光通信集成电路设计第2版中文——拉扎维
高速数字电路设计中信号完整性分析与研究
一个全差分运放电路的设计
Administrator
Gray Hurst Analysis and Design of Analog Integra
DDS信号发生器的实现
A comparative study of various current mirror configurations_ ...
Bhawna Aggarwal & Maneesha Gupta & A.K. Gupta
[Behzad Razavi] Phase-Locking in High-Performance (BookFi)
TrnoiseAN.fm
mtian
CMOS: Circuit Design, Layout, and Simulation
R. Jacob Baker
A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop ...
Yongsun Lee & Taeho Seong & Seyeon Yoo & Jaehyouk Choi
Calibre® PERC User's Manual
Siemens Industry Software
Standard Verification Rule Format (SVRF) Manual 2023
Standard Verification Rule Format (SVRF) Manual 2020
Mentor Graphics Corporation