A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol ...
Chethan Rao & Shaishav Desai & Alvin Wang
mssc.2015.The StrongARM Latch
未知
Microsoft Word - PREAMBLE.DOC
Administrator
通信系统中的多采样率信号处理
CMOS Circuit Design, Layout, and Simulation
Baker, R. Jacob
普林斯顿概率论读本 (史蒂文.J.米勒 (Steven J. Miller)) (Z-Library)
Session 35: Adaptive Digital Techniques for Variation Tolerant ...
PrimeSim� XA User Guide
Inc. Synopsys
Handbook of Power Management Circuits-Haruo Kobayashi
Spectre Circuit Simulator and Accelerated Parallel Simula tor ...
Inc. Cadence Design Sys tems
UNIX环境高级编程
W.RICHARD STEVENS
简并点优化的高性能带隙基准电路 应建华
Gabriel Rincon-Mora - Analog IC Design with Low-Dropout Regulators ...
Analog IC Design & Low-Dropout Regulators (LDOs) (Electronic Engineering) (2009) ...
信号与系统下 第三版
高精度带隙基准电压源的研究与设计
iData
Next-Generation ADCs, High-Performance Power Management, and ...
CMOS模拟IP线性集成电路 (1)
USB2.0协议中文版
Jungle
Modeling Jitter in PLL-based Frequency Synthesizers
Ken Kundert