Handbook of Power Management Circuits-Haruo Kobayashi
未知
ZigBee低中频接收机中复数滤波[..]
Microsoft PowerPoint - PLLnoise_jitter02[..] [相容模式]
cwhsu
Advanced Techniques in RF Power Amplifier Design (Ripped by ...
2014 PhD-Thesis BAG A Designer-Oriented Framework for the Development ...
Verilog HDL Design Examples
Joseph Cavanagh
Intel® Quartus® Prime Standard Edition User Guide Platform Designer
Intel Corporation
Computer Arithmetic - Algorithms and Hardware Designs
Parhami
Next-Generation ADCs, High-Performance Power Management, and ...
高速高精度ADC中基准电压源的研究与设计 (1)
开关电源控制环路设计
Digital Logic and Computer Design
M. MORRIS MANO
jssc.2005.Replica Compensated Linear Regulators for PLLs
深入理解linux内核(第三版)
两种新型CMOS带隙基准电路 程军
CNKI
《自动控制原理》[卢京潮 编著]
untitled
低压低功耗Sigma Delta调制器综述 吕立山
A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop ...
Yongsun Lee & Taeho Seong & Seyeon Yoo & Jaehyouk Choi