理工书库 lilin | Category: some will apply specifically to our case in question.

Discover (Random Books)

CMOS IC LAYOUT

CMOS IC LAYOUT

Digital Logic and Computer Design

Digital Logic and Computer Design

系统芯片中的全数字锁相环设计

系统芯片中的全数字锁相环设计

A 470-nA Quiescent Current and 92.7%/94.7% Efficiency DCT/PWM Control Buck Converter With Seamless Mode Selection for IoT Application

A 470-nA Quiescent Current and 92.7%/94.7[..] Efficiency ...

模拟集成电路信号完整性中抖动与振铃问题的研究

模拟集成电路信号完整性中抖动与振铃[..]

Design of class AB output stages using the structural methodology

Design of class AB output stages using the structural methodology

V. Ivanov & I. Filanovsky

SPI Block Guide V4

SPI Block Guide V4

Freescale Semiconductor, Inc.

lnaDesign4

lnaDesign4

Raed Abd-Alhameed

CMOS运算放大器和比较器的设计及应用 [GabrielAlfonsoRincon-Mora 著] 2014年版

CMOS运算放大器和比较器的设计及应用 [GabrielAlfonsoRi[..] 著] 2014年版

1V供电的低噪声带隙基准电压源

1V供电的低噪声带隙基准电压源

高能效流水线模数转换器的研究与设计

高能效流水线模数转换器的研究与设计

高精度带隙基准电压源研究与设计

高精度带隙基准电压源研究与设计

Signal and Power Integrity - Simplified, Third edition

Signal and Power Integrity - Simplified, Third edition

半导体物理与器件（第三版）中文版

半导体物理与器件（第三版）中文版

Truly Nonlinear Oscillations: Harmonic Balance, Parameter Expansions, Iteration, and Averaging Methods

Truly Nonlinear Oscillations: Harmonic Balance, Parameter Expansions, ...

Ronald E. Mickens

Session 25

Session 25

Perl语言入门第六版

Perl语言入门第六版

VLSI Physical Design: From Graph Partitioning to Timing Closure

VLSI Physical Design: From Graph Partitioning to Timing Closure

Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu

Category: some will apply specifically to our case in question.

Understanding Jitter Requirements of PLL-Based Processors Application Note (EE-261)

Understanding Jitter Requirements of PLL-Based Processors Application ...

ANALOG DEVICES INC.