全差分运算放大器设计
chwtang
jssc.2005.Replica Compensated Linear Regulators for PLLs
未知
IEEE Std 1801™-2018, IEEE Standard for Design and Verification ...
Design Automation Standards Committee of the IEEE Computer Society
全差分运算放大器设计-tangzh[..]
数值计算方法 (2)
Precise delay generation using coupled oscillators
J.G. Maneatis & M.A. Horowitz
深亚微米CMOS工艺ESD器件结构[..]
微软用户
Research and Design of Buck-Boost DC-DC Converter
CNKI
一款超低噪声快速启动的CMOS带隙[..] 刘鸿雁
Simulating Nonlinear Circuits with Python Power Electronics ...
RF Circuit Design (Information and Communication Technology ...
Richard C. Li
DUTY CYCLE CORRECTION CIRCUITRY
Cadence Physical Verifi cation User Guide
Inc. Cadence Design Sys tems
finite elemennt anlysis in ansys
kubik
eetop.cn 高增益恒跨导低失调轨至轨运算放大器的设计 彭新朝
模拟CMOS集成电路 第二版 拉扎维 (拉扎维)
FFT IP核调用与仿真
琥珀主1369195734
使用ADS对多个S参数进行离散扫描
XU,YUE (K-China,ex1)
A fast-settling CMOS op amp for SC circuits with 90-dB DC gain
K. Bult;G.J.G.M. Geelen