A Low Power Two Stages CMOS OpAmp
未知
Analysis and design of monolithic, high PSR, linear regulators ...
高速低功耗逐次逼近式ADC研究与实现
模拟集成电路设计与仿真 何乐年
Edward
数值分析 第五版 (李庆扬 王能超 易大义) (z-lib.org)
天线（第三版）约翰克劳斯中文高清全本
ISSCC2020-01 Digest
2014 PhD-Thesis BAG A Designer-Oriented Framework for the Development ...
ISM-PLL
Electronic Circuit and System Simulation Methods
Lawrence T. Pillage, Ronald A. Rohrer, Chandramouli Visweswariah
一种快速瞬态响应的无片外电容LDO[..]
Triple-Speed Ethernet Intel® FPGA IP User Guide
Intel Corporation
Microsoft Word - RDK FractN PLL Tutorial v1.0 090420
ramullen
IEEE Standard for Ethernet
LDO与VLDO的设计原理及性能测试
Session 17: DC-DC Converters
Simulating Switched-Capacitor Filters with SpectreRF
Ken Kundert
音频功率放大器设计手册
（英）DouglasSelf著
Analysis and Design of ESD Protection for Robust Low-Power Pierce ...
Kim B. Ostman & Erlend Strandvik & Phil Corbishley & Tor Oyvind Vedal & Mika Salmi