CMOS集成电路中静电防护电路的设[..]
未知
Layout Techniques for Integrated Circuit Designers
Sahrling
Microsoft Word - Telescopic.doc
chwtang
开关电容电路 从入门到精通
Microsoft PowerPoint - Random_Offset_CMO[..]
Mama
Microsoft PowerPoint - Loop Stability Analysis_V2
vishalsaxena
一种极低静态电流LDO线性稳压器的设计
Low-Jitter Process-Independent DLL and PLL Based on Self-Biased ...
IEEE
使用电压基准进行设计的提示和技巧
Texas Instruments, Incorporated [ZHCC347,*]
e采样与adc
SystemVerilog 验证方法学 - Verification Methodology Manual for SystemVerilog
Janick Bergeron & Eduard Cemy & Alan Hunter & Andrew Nightingale 著 & 夏宇闻 译
MT-001: Taking the Mystery out of the Infamous Formula,'SNR ...
Walt Kester
Operation and Modeling of the MOS Transistor By Tsividis
js.2010.PFD biased with shunt regulator
DUTY CYCLE CORRECTION CIRCUITRY
Microsoft Word - RDK FractN PLL Tutorial v1.0 090420
ramullen
Multi-Feed Antenna and Electronics Co-Design: An E-Band Antenna-LNA ...
一种适用于微传感器读出电路的低噪声[..]
7 Series FPGAs GTX/GTH Transceivers User Guide (UG476)
Xilinx, Inc.