7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...
Xilinx, Inc.
Physical design essentials an ASIC design implementation perspective ...
未知
Algorithms for VLSI Physical Design Automation, 3E
Naveed Sherwani
Microsoft Word - Bandgap Simulation Report.doc
Weishan
Session 16
低噪声快速建立的全片内LDO设计
柯明道ESD简洁版
zju
Analog-to-Digital Conversion 3rd
ISSCC2021-SC4-Pro[..] Clock Generation, Distribution, and Clock ...
Microsoft Word - 异步FIFO的设计.doc
Jerry
适宜于系统集成的高速高精度模数转换[..]
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
一种高性能无片外电容型LDO设计
Universal Verification Methodology (UVM) Cookbook
Functional Verification Methodology Team - Mentor & A Siemens Business
Harmonic balance finite element method applications in nonlinear ...
2005 Book ClockGeneratorsFo[..]
Computational Intelligence in Analog and Mixed-Signal (AMS) ...
asicon.2009.53514[..] Power Supply Rejection
7 Series FPGAs GTX/GTH Transceivers User Guide (UG476)