一种高摆幅软启动线性稳压源设计
未知
Generate ESD Source in ADS
TU,NASH (K-Taiwan,ex1)
The Design of CMOS Radio-Frequency Integrated Circuits, Second ...
Thomas H. Lee
THE DESIGN OF MASTER-SLAVE DLL FOR DDR2 SDRAM CONTROLLER IN ...
iccad095
A 2-dB noise figure 900-MHz differential CMOS LNA - Solid-State ...
集成电路设计中的电源管理技术
Founder Electronics Ltd
12bit pipeline ADC design
Static timing analysis for nanometer designs a practical approach ...
ISSCC2021-T2-Fund[..] of Memory Subsystem Design for HPC and ...
综合与Design Compiler
阳晔
Sampled Systems and the Effects of Clock Phase Noise and Jitter ...
Analog Devices, Inc.
Sigma-Delta ADCs - Tutorial | Maxim Integrated
Session 11V-ADVANCED WIRELINE LINKS AND TECHNIQUES
普林斯顿微积分读本（修订版）
Adrian Banner
逐达逼近型模数转换器的低功耗与高速[..]
USB 3 1 r1.0
mphelps
GPS接收机内带镜像抑制的中频滤波器设计
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...
Xilinx, Inc.